EP3C16E144I7N

Cyclone III Device Family Features

Cyclone II device family offers the following features:

Lowest Power FPGAs

■ Lowest power consumption with TSMC low-power process technology and Altera power-aware design flow

■ Low-power operation offers the following benefits:

   ■ Extended battery life for portable and handheld applications

   ■ Reduced or eliminated cooling system costs

   ■ Operation in thermally-challenged environments

■ Hot-socketing operation support

Design Security Feature

Cyclone II LS devices offer the following design security features:

■ Configuration security using advanced encryption standard (AES) with 256-bit volatile key

■ Routing architecture optimized for design separation flow with the Quartus II software

■ Design separation flow achieves both physical and functional isolation between design partitions

■ Ability to disable extermnal JTAG port

■ Error Detection (ED) Cycle Indicator to core

■ Provides a pass or fail indicator at every ED cycle

■ Provides visibility over intentional or unintentional change of configuration random access memory (CRAM) bits

■ Ability to perform zeroization to clear contents of the FPGA logic, CRAM, embedded memory, and AES key

■ Internal oscillator enables system monitor and health check capabilities

Increased System Integration

■ High memory-to-logic and multiplier-to-logic ratio

■ High 1/O count, low-and mid-range density devices for user I/O constrained applications

   ■ Adjustable I/O slew rates to improve signal integrity

   ■ Supports I/O standards such as LVTTIL, LVCMOS, SSTL, HSTL, PCI, PCI-X, LVPECL, bus LVDS (BLVDS), LVDS, mini-LVDS, RSDS, and PPDS

   ■ Supports the multi-value on-chip termination (OCT) calibration feature to eliminate variations over process, voltage, and temperature (PVT)

■ Four phase-locked loops (PLLs) per device provide robust clock management and synthesis for device clock management, extermal system clock management, and 1/O interfaces

   ■ Five outputs per PLL

   ■ Cascadable to save I/Os, ease PCB routing, and reduce jtter

   ■ Dynamically reconfigurable to change phase shift, frequency multiplication or division, or both, and input frequency in the system without reconfiguring the device

■ Remote system upgrade without the aid of an external controller Dedicated cyclical redundancy code checker circuitry to detect single-event upset (SEU) issues

■ Niose II embedded processor for Cyclone II device family, offering low cost and custom-fit embedded processing solutions

■ Wide collection of pre-built and verified IP cores from Altera and Altera Megafunction Partners Program (AMPP) partners

■ Supports high-speed external memory interfaces such as DDR, DDR2, SDR SDRAM, and QDRII SRAM

   ■ Auto-calibrating PHY feature eases the timing closure process and eliminates variations with PVT for DDR, DDR2, and QDRII SRAM interfaces

Cyclone II device family supports vertical migration that allows you to migrate your device to other devices with the same dedicated pins, configuration pins, and power pins for a given package-across device densities. This allows you to optimize device density and cost as your design evolves.

Table 1-1 lists Cyclone II device family features.

Request a quote EP3C16E144I7N at censtry.com. All items are new and original with 365 days warranty! The excellent quality and guaranteed services of EP3C16E144I7N in stock for sale, check stock quantity and pricing, view product specifications, and order contact us：sales@censtry.com.
The price and lead time for EP3C16E144I7N depending on the quantity required, please send your request to us, our sales team will provide you price and delivery within 24 hours, we sincerely look forward to cooperating with you.