RFQ/BOM 0 로그인 / 등록하다

귀하의 위치를 선택하세요

XC3042-100PG132B

Field Programmable Gate Array (FPGA)

이미지는 참고용입니다..
제품 세부정보는 제품 사양을 참조하세요.

소셜 미디어

XC3042-100PG132B

Field Programmable Gate Array (FPGA)

$200 이상 주문 시 한정판 중국 스타일 선물을 받으실 수 있습니다..

$200 이상 주문 시 한정판 중국 스타일 선물을 받으실 수 있습니다..

1000달러 이상 주문 시 배송비 30달러가 면제됩니다..

$5000 이상 주문 시 배송비 및 거래 수수료가 면제됩니다..

이 혜택은 신규 고객과 기존 고객 모두에게 적용되며 2024년 1월 1일부터 2024년 12월 31일까지 유효합니다..

  • 제조업체:

    Xilinx

  • 데이터 시트:

    XC3042-100PG132B datasheet

  • 패키지/케이스:

    PGA

  • 제품 카테고리:

    IC 칩

  • RoHS Status: RoHS 상태 Lead free/RoHS Compliant

지금 견적 요청을 제출하시면 1년 이내에 견적을 제공해 드릴 예정입니다. 4월 28, 2024. 지금 주문하시면 이내에 거래가 완료될 것으로 예상됩니다. 5월 01, 2024. Ps:시간은 GMT+8:00 기준입니다.

배달:
fedex ups ems dhl other
지불 :
jcb American express tt discover paypal

재고:15 PCS

우리의 약속은 12시간 이내에 신속한 견적을 제공하는 것입니다. 추가 지원이 필요하시면 다음 주소로 문의해 주세요. sales@censtry.com.

XC3042-100PG132B 제품 세부 정보

Features

● Enhanced,high performance FPGA family with five device types

   - lmproved redesign of the basic xc3000 FPGA farmily

   - Logic densities from 1,0o0 to 6,000 gates

   - Up to 144 user-definable l/Os

● Superset of the industry-leading xC3000 family

   - ldentical to the basic xc30oo in structure, pin out, design methodology,and software tools

   - 100% compatible with all XC3000, XC3000L, and XC3100A bitstreams

   - lmproved routing and additional features

● Additional programmable interconnection points (PIPs)

   - lmproved access to longlines and CLB clock enable inputs

   - Most efficient xC30o0-class solution to bus-oriented designs

● Advanced o.8u and 0.6u CMos static memory technology

   - Low quiescent and active power consumption

● Performance specified by logic delays, faster than corresponding xc30o0 versions

● XC3000A-specific features

   - 4 mA output sink and source current

   - Error checking of the configuration bitstream

   - Soft startup starts all outputs in slew-limited mode upon power-up

   - Easy migration to the xC3400 series of HardWire mask programmed devices for high-volume production.

Description

The xc3000A family offers the following enhancements over the popular xC3000 family:

The xC300oA family has additional interconnect resources to drive the l-inputs of TBUFs driving horizontal Longlines. The CLB Clock Enable input can be driven from a second vertical Longline.These two additions result in more efficient and faster designs when horizontal Longlines are used for data bussing.

During configuration,the xC3000A devices check the bitstream format for stop bits in the appropriate positions. Any error terminates the configuration and pulls lNIT Low.

When the configuration process is finished and the device starts up in user mode,the first activation of the outputs is automatically slew-rate limited. This feature,called Soft Startup, avoids the potential ground bounce when all outputs are turned on simultaneously.After start-up,the slew

rate of the individual outputs is, as in the XC3000 family, determined by the individual configuration option.

The XC3000A family is a superset of the XC3000 family. Any bitstream used to configure an XC3000,XC3100 or

XC3100A device configures an XC3000A device exactly the same way.

image.png


Request a quote XC3042-100PG132B at censtry.com. All items are new and original with 365 days warranty! The excellent quality and guaranteed services of XC3042-100PG132B in stock for sale, check stock quantity and pricing, view product specifications, and order contact us:sales@censtry.com.
The price and lead time for XC3042-100PG132B depending on the quantity required, please send your request to us, our sales team will provide you price and delivery within 24 hours, we sincerely look forward to cooperating with you.

XC3042-100PG132B

XC3042-100PG132B 관련 제품